RISC-V
| Designer | University of California, Berkeley |
|---|---|
| Bits | 32, 64, 128 |
| Introduced | 6 August 2014[1] |
| Version | |
| Design | RISC |
| Type | Load–store |
| Encoding | Variable |
| Branching | Compare-and-branch |
| Endianness | Little[3]: 9 [a] |
| Page size | 4 KiB |
| Extensions |
|
| Open | Yes, royalty free |
| Registers | |
| General-purpose | 16 or 32 (Includes one always-zero register) |
| Floating-point | 32 (Optional; width depends on available extensions) |
| Vector | 32[b] (Optional; width depends on hardware)[c] |
RISC-V (pronounced "risk-five")[3]: 1 is a free and open standard instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. Unlike proprietary ISAs such as x86 and ARM, RISC-V is described as "free and open" because its specifications are released under permissive open-source licenses and can be implemented without paying royalties.[4]
RISC-V was developed in 2010 at the University of California, Berkeley as the fifth generation of RISC processors created at the university since 1981.[5] In 2015, development and maintenance of the standard was transferred to RISC-V International, a non-profit organization based in Switzerland[6] with more than 4,500 members as of 2025.[7]
RISC-V is a popular architecture for microcontrollers and embedded systems, with development of higher-performance implementations targeting mobile, desktop, and server markets ongoing. The ISA is supported by several major Linux distributions, and companies such as SiFive, Andes Technology, SpacemiT, Synopsys, Alibaba (DAMO Academy), StarFive, Espressif Systems, and Raspberry Pi offer commercial systems on a chip (SoCs) and microcontrollers (MCUs) that incorporate one or more RISC-V compatible processor cores.[8]
- ^ Asanović, Krste; Patterson, David A. (6 August 2014). Instruction Sets Should Be Free: The Case For RISC-V (PDF). EECS Department, University of California, Berkeley. UCB/EECS-2014-146.
- ^ a b Cite error: The named reference
techspecswas invoked but never defined (see the help page). - ^ a b c Cite error: The named reference
isa20191213was invoked but never defined (see the help page). - ^ "RISC-V FAQ". Retrieved 12 September 2025.
- ^ Urquhart, Roddy (29 March 2021). "What Does RISC-V Stand For? A brief history of the open ISA". Systems & Design: Opinion. Semiconductor Engineering.
- ^ Cite error: The named reference
historywas invoked but never defined (see the help page). - ^ Cite error: The named reference
aboutwas invoked but never defined (see the help page). - ^ Cite error: The named reference
:5was invoked but never defined (see the help page).
Cite error: There are <ref group=lower-alpha> tags or {{efn}} templates on this page, but the references will not show without a {{reflist|group=lower-alpha}} template or {{notelist}} template (see the help page).